## Innovation by Collaboration: Open Hardware Development

Rob Mains General Manager CHIPS Alliance

Email: <u>rmains@linuxfoundation.org</u> Phone: +1 408 607 4879



# The Linux Foundation: More than Linux

1500+ Members From 40+ Countries 100% of Fortune 100 Tech & Telecom 30000+ Developers **Contributing Code** > 200+ Open Source Projects \$16B+ Shared Value •EHIPS



## Accelerating with More than Moore...

#### **Traditional Scaling**



Domain Specific Architectures (DSA) : DAX, GPU, AI, FPGA



Packaging



• CHIPS • ALLIANCE



**Software: Compilers and Libraries** 



MCM

## Industrial Evolution: Siloed to Collaboration







Soup to Nuts Silo: In House

Supply Chain Management: Overseer **Open Collaboration** 



4

#### Linux Foundation Open Hardware Development: A Neutral Territory











## **OpenPOWER Foundation**

# 2013

Launched





Global Corporate Members



OpenPOWER Foundation is a non-forprofit organization serving its member companies and the open hardware and software POWER ecosystem

Fully open sourced POWER ISA in 2019 Moved under the Linux Foundation



Mission: To accelerate adoption of OpenPOWER technologies including the ISA, silicon, systems, and software.

- To drive technology innovation through specifications, compliance tests, and product/technology SIGs
- To grow overall ecosystem and members
- To facilitate community engagement and collaboration, sharing of expertise and increase visibility













## https://openpowerfoundation.org

## More than 4k RISC-V members across 70 Countries



**107 Chip** SoC, IP, FPGA

**3 I/O** Memory, network, storage

**21 Services** Fab, design services

**50 Software** Dev tools, firmware, OS 4 Systems ODM, OEM

**18 Industry** Cloud, mobile, HPC, ML, automotive

**172 Research** Universities, Labs, other alliances

>4000 Individuals RISC-V engineers and advocates

May 2024 update

**RISC-V membership up 28% in 2023** 



## **CHIPS Members**



## What does it take to make collaboration work? It's not easy

- > Shared common technical challenge
- > Realization stronger together than apart
  - > Leverage strengths
  - Willingness to share IP to move project forward
- > Shared objectives
- > A degree of trust
- > Alignment of business, legal, engineering
- > The above enables successful collaboration
- Linux Foundation is a safe harbor for collaborators to gather to solve challenging problems



#### What is Linux Foundation Open Hardware About?

# Many Parts to Chip Design

- Instruction Set
  Architecture
  - Power, RISC-V
- Design Description (RTL)
- Semiconductor (PDK)
- Physical Design
- EDA
- Design Verification
- Test





#### Many Participants

- Individuals
- Universities
- Foundations
- Industry

# What is a SoC? A System on a Chip

### Many pieces

- ' A Lego Set
- Unique & Replicated Pieces
- Designed Differently
  - -RTL to Gates
  - -Custom Circuit Design
  - -Memory
  - -SERDES
  - -Digital
  - -Analog

•EHIPS

Its complicated.

Ever heard of Kirchoff's Voltage Law? How about Maxwell's Equations?





## Hiding Complexity -> Increasing Productivity Making Chip Design Approachable

begin



Transistors Hand Tuned, Placed, & Routed

Gates

First Level

Abstraction

RTL

end

endmodule

• H/W Assembler

// clocked version (not working yet)

if (!EM\_nCE1 && !EM\_nWE) begin

if (!EM\_nCE1 && !EM\_nOE && EM\_nWE) begin

em\_outdata <= mem[em\_addr];

mem[em\_addr] <= EM\_D;</pre>

always @ (posedge EM\_CLK)

- Verilog
- VHDL



#### Software Approach

- Python
- Object Based
- Libraries of Services
- Ease of Reuse
- Integrated Verification



Compilation

- Machine Code
- Layout
- One in Same
  - Automate Creation

Accelerating Innovation, Increasing Productivity with Less Resource



## Lego Blocks Enabling Design Interchange

Soft IP



Hard IP



Chiplets







*Pick your card to build a winning hand!* 



## Some Activities of Interest



## AI/ML in Chip Design, EDA, Chip Technology

**Open Flywheels** 

Collaboration is easy!



Ingredients

PDK's Architecture EDA **Encased Flywheels** 

Collaboration is hard!





Can we build a collaborative machine learning model to accelerate chip innovation and time to market? Community Data License Agreement can help

### What about Chip Design? The Classic Triad to the New Quad of Hardware Development





The Classic Partners in Crime



What type of box should this system be? 'Is there an API for that? Why would you want that?' OpenRoad & ChipFlow 'open' potential for EDA & AI based chip design

# **Open Source PDK's**

## Process Design Kits

- The ingredients for semiconductors
- The foundation of Chip Design

These are being open sourced -IHP, Global Foundries, Skywater Enabling Collaboration Accelerating Innovation



LVS/DRC

Drain

n+

Gate

pL

10nm local interconnects

BodyÓ

Oxide

n+

FinFET device

Source

1

DN



### Caliptra: Silicon Root of Trust IP Block

- Open source implementation, Apache 2.0 licensed
- Reusable
- Collaboratively developed
- Incorporates a RISC-V VeeR Core
- Targeted for Datacenters
- Measure, verify, and attest







Caliptra 1.0 Now Available -RTL -Design Verification -Firmware

.

### **RISC-V** Implementation: VeeR core and Verification Bench





#### • CHIPS • ALLIANCE

### THE F4PGA WORKGROUP

- <u>Established by CHIPS Alliance</u> based on previous work known as SymbiFlow
- F4PGA = FOSS Flow For FPGA
- Goal: drive open source tooling, IP and research efforts for FPGAs
- Groups academia members, industry and FPGA vendors
- Focus on:
  - Open source toolchain for FPGAs (previously known as SymbiFlow) FPGA Interchange Format FPGA Perf Tool FPGA based IP Working on 2 major Design IP contributions



### Automating Analog & Digital Implementation with Open Source EDA

#### Analog Generators with Berkeley Analog Generator (BAG)

#### Analog Circuit Design Issues

- Advanced technologies are becoming more and more complicated
- Analog circuit design is not agile in nature

#### **Berkeley Analog Generator**

- Provides an interface between python and CAD tools
- Contains process configuration files, schematic generators, layout generators
- Call functions to generate schematic, layout, run extraction, simulation and iterate



roc	ess-specific submodules			
-	Process primitives Parameters for generators			
•				
roc	ess-independent submodules			
- -	ess-independent submodules BAG_framework			
- -	<u>ess-independent submodules</u> BAG_framework BAG_templates			
-	<u>sss-independent submodules</u> BAG_framework BAG_templates Generator repos			
-	ess-independent submodules BAG_framework BAG_templates Generator repos - Layout generator			
- - -	ess-independent submodules BAG_framework BAG_templates Generator repos - Layout generator - Schematic generator			













#### Gaining Confidence in **Open** Design with Real Silicon intel. **Intel's University Shuttle** foundry services Start of **DARPA IDEA** Nanofab. Globalfoundries 介 **Open MPW** Skywater's Open Program Accelerator **MPW Program** program w. NIST Program Intel 16-nm Intel 16-nm ት ᡧ **GF 12-nm GF 180 GF 180** MPW0 Project w. Fitbit **SKY130** 1st TO 2nd TO 3rd TO 4th TO Î NIST's Nanofabrication Tapeout ₩ MPW1 MPW2 MPW3 MPW4 MPW5 MPW6 MPW7 MPW8 . Jun Aug Dec Feb Apr Aug Oct Dec Feb Dec Oct Jun Apr Jun . . . . 2024 2022 2021 End of Feb May 24th 2020 28th



#### Open Hardware Design with Catalog of Trusted Ingredients



**Verification and Implementation Platforms** 

## Open Hardware Mini-Summit Talk Schedule

	Time	Speaker	Topic Area	
	13:30 - 14:00	Rob Mains General Manager, CHIPS Alliance	Welcome / Opening Remarks	
	14:00 - 14:30	Andrea Gallo VP Technology, RISC-V	RISC-V: Getting Involved, Latest Advancements	
	14:30 - 15:00	Itai Yarom VP, Strategic Alliances, MIPS	Accelerating collaboration in the automotive industry by using open-source software and open-source ISA (RISC-V)	
	15:00-15:30	Daniel Mueller-Gritschneder Johannes Geier Professor, TU Wien	Open Source Simulators for Pre-Silicon Validation of Safety-critical RISC-V System-on-chip	
	15:30 - 16:00	Break		
	16:00 - 16:30	Karol Gugala Engineering Manager, Antmicro	Making VeeR EL2 Caliptra 2.0-ready: enhanced functionalities, verification and documentation	
	16:30 - 17:00	Christoph Sandner Senior Principal Engineer, Infineon	Value and Opportunities in Open Source for Circuit Design	
	17:00 - 17:30	Rob Taylor Chief Strategy Officer, ChipFlow	Open Source IC design for Automotive: Real World Experience	
• CHIPS	17:30	Event End		
•💵 🗗 ALLIAN	NCE			

## Innovation by Collaboration: Open Hardware Development

Rob Mains General Manager CHIPS Alliance

Email: <u>rmains@linuxfoundation.org</u> Phone: +1 408 607 4879

