



ALIGN: Analog Layout, Intelligently Generated from Netlists



ALIGN Team

Presented by

Sachin S. Sapatnekar, University of Minnesota

CHIPS Alliance Fall Workshop

Supported in part by the DARPA IDEA Program




UNIVERSITY OF MINNESOTA
Driven to Discover®



TEXAS A&M
UNIVERSITY.



- “Analog everywhere” – interaction with the real-world is all analog
- Analog design is a critical bottleneck for both design difficulty and respins



EDA360 Insider

70% of re-spin issues are AMS in nature: How mixed-signal design can mess up a perfectly good SoC

[<https://eda360insider.wordpress.com>]




Rutenbar, ISPD 2010

The optimization/layout/optimization cycle

- Layout has significant impact on performance

Pre-Layout vs. Post-Layout Simulation Measurement



Circuit optimization
Topology selection
Transistor sizing

Circuit Designer

Layout Designer

Manual layout
Cell generation
Placement/routing

[This takes weeks]

Optimization


Manual layout
Cell generation
Placement/routing

[This takes weeks]

time →


The optimization/layout/optimization cycle

- Automatic layout helps the circuit designer



What's different this time?

- FinFET design rules ("freedom from choice")






- Complicated via rules, FinFET self-heating, ...
- Clearer expression of constraints
 - Circuit classes: **Low-frequency analog**, **Wireline**, **Wireless**, **Power delivery**

	Parasitics	Active Matching	Passive Matching	Noise Sensitivity	Inductors
Low Frequency Analog		★	★		
Power Delivery	★				★
Wireline	★	★			
Wireless	★			★	★






Not critical Critical

- Machine learning advances






Identifying structure and function in a switched capacitor filter





Design rule abstraction (PDK)


Layer-specific gridding



Example: 10-tap FIR Equalizer

- Taps symmetric wrt each other; wrt R1 and R2
- Approximate matching: 5-bit/7-bit current sources








- Philosophy: Simplify design by restricting layout onto grids
- Distance-based design rules become enforced either:
 - By adherence of objects to the grid, or
 - By Boolean rules relating the presence/absence of objects on the grid
- Examples: Pitch, width and space, minimum end-to-end, via rules

Applied to


- Commercial PDKs (FinFET: 12nm, Bulk: 65nm), ASAP7, FinFET Mock PDK*
- Internally within Intel to 22, 14, 10, and advanced FinFET process technologies




Via-to-via rule: diagonal vias disallowed




- Parameterized layout generation of a library of lowest-level primitive blocks
- Examples: current mirrors, differential pairs, Rs, Cs, ...
- Lowest level of hierarchy, assembled together through block assembly








5T-OTA







Current mirror OTA



StrongARM comparator































By layout pattern





By # fins/fingers
Active width
Gate length, ...

Also: by # stacked transistors, by wire width within primitive, ...


List of primitives

Primitive	Schematic	Layout	Primitive	Schematic	Layout
Switch			Differential load (CMC)		
Diode-connected load (DCL)			Current mirror load (CMC_S)		
Differential pair (DP)			Cascode pair (CP)		
Cross-coupled pair (CCP_S)			Level shifter (LS)		
Cross-coupled pair1 (CCP)			Dummy		
Current mirror (CM)			Dummy1		
Current mirror1 (CMFB)			Decoupling cap (decap)		






- SAT-based, design rule clean detailed router
- Allows modeling complex design rules (multiple patterning)
- Allows non-uniform metal grids
- Very effective for compact layout





Preroutes



Detailed routes

A Hypothetical Design Rule Violation [Suto, Intel]







- The flow is divided into multiple stages: Topology identification, primitive generation, P&R, etc.
- Each stage was originally developed, more or less, at one site
- Sites had their own development environments, and wrote code in either C++ (TAMU) or Python (UMN, Intel)
- The team chose a decoupled architecture where interfaces between modules were done using files: either industry standard formats (likely simplified versions) or custom JSON schemas.
- Relied on Docker containers for quickly bringing up individual build environments

Simple to Use:

`schematic2layout.py <design dir> -p <pdk dir>`



Highly Configurable: Each sub-package above can be used independently to create alternate entry points



No human in the loop





User provides constraints



User provides place & route guidance



Example: Latch comparator






EP2: User Constraints



EP1: Fully Automated



Manual and generated layouts for comparator




Time cost comparison




Input referred offset voltage and comparison delay measured from 60 samples

Manual and generated layouts for ALDO





Manual
Area=100



EP3+EP4
Area=118

Time cost comparison



Load regulation and settling time measured from 60 samples



ALIGN repo

The screenshot shows the GitHub repository page for `ALIGN-analoglayout/ALIGN-public`. The repository is public and has 18 unwatchers, 87 stars, and 23 forks. It features 85 issues, 29 pull requests, and 4,978 commits. The repository is structured with several folders and files, including `.circleci`, `CircuitsDatabase`, `Cktgen`, `DetailedRouter`, `PlaceRouteHierFlow`, `Viewer`, `align`, `bin`, `dev`, `docs`, `examples`, `pdks`, `regression_summaries`, `tests`, `.codacy.yml`, `.flake8`, `.gitattributes`, and `.gitignore`. The right sidebar shows the repository's description, license (BSD-3-Clause), releases (including the latest release on Aug 24, 2020), and contributors (43 users).

<https://github.com/ALIGN-analoglayout/ALIGN-public>

README.md

PASSED code quality License BSD 3-Clause docs passing

ALIGN: Analog Layout, Intelligently Generated from Netlists

ALIGN is an open source automatic layout generator for analog circuits jointly developed under the DARPA IDEA program by the University of Minnesota, Texas A&M University, and Intel Corporation.

The goal of ALIGN (Analog Layout, Intelligently Generated from Netlists) is to automatically translate an unannotated (or partially annotated) SPICE netlist of an analog circuit to a GDSII layout. The repository also releases a set of analog circuit designs.


The ALIGN flow includes the following steps:

- *Circuit annotation* creates a multilevel hierarchical representation of the input netlist. This representation is used to implement the circuit layout in using a hierarchical manner.
- *Design rule abstraction* creates a compact JSON-format representation of the design rules in a PDK. This repository provides a mock PDK based on a FinFET technology (where the parameters are based on published data). These design rules are used to guide the layout and ensure DRC-correctness.
- *Primitive cell generation* works with primitives, i.e., blocks at the lowest level of design hierarchy, and generates their layouts. Primitives typically contain a small number of transistor structures (each of which may be implemented using multiple fins and/or fingers). A parameterized instance of a primitive is automatically translated to a GDSII layout in this step.
- *Placement and routing* performs block assembly of the hierarchical blocks in the netlist and routes connections between these blocks, while obeying a set of analog layout constraints. At the end of this step, the translation of the input SPICE netlist to a GDSII layout is complete.


Inputs

- A **SPICE netlist** of the analog circuit
- **Setup file**
 - Power and Gnd signals (First power signal is used for global power grid)
 - Clk signal (optional)
 - Digital blocks (optional)
- **Library**:(SPICE format)
 - A basic built-in **template library** is provided, which is used to identify hierarchies in the design.
 - More library elements can be added in the **user_template library**.
- **PDK**: Abstracted **design rules**
 - A mock FinFET 14nm PDK **rules file** is provided, which is used by the primitive cell generator and the place and route engine.


Analog: R2R DAC




Analog: SC Filter




Wireless: BPF




Wireline: Equalizer




Wireline: Comparator



Analog: Capacitive DAC



Wireline: Optical Receiver




Transimpedance amplifier


Linear equalizer

Double tail sense amplifier


Power delivery: SC DC-DC




Power delivery: LDO




Analog: Flash ADC




Power delivery: Powertrains



Analog: SAR ADC



Wireline: VCO



Technologies
GF12, ASAP7,
Intel (Various),
TSMC65,
Sky130

ALIGN

