

Chisel and FIRRTL for nextgeneration SoC designs

Jack Koenig SiFive CWG TAC Member

© 2020 SiFive. All Rights Reserved. 😝 Si</mark>Five

Introduction

What is the Chisel Working Group (CWG)?

What is Chisel?

- Constructing Hardware In a Scala Embedded Language
- Domain Specific Language where the domain is digital design
- NOT high-level synthesis (HLS) nor behavioral synthesis
- Write Scala program to construct and connect hardware objects
 - Parameterized types
 - Object-Oriented Programming
 - Functional Programming
 - Static Typing w/ Powerful Type Inference
- Intended for writing reusable hardware generators (libraries)

No Loss of Expressibility: "Verilog-like" Chisel



FIR Filter - 3-point moving sum

What about >3 points? What about weighted averages?

We want a generic FIR filter!

```
class MovingSum3(bitWidth: Int) extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(bitWidth.W))
    val out = Output(UInt(bitWidth.W))
  })
  val z1 = RegNext(io.in)
  val z2 = RegNext(z1)
  io.out := (io.in * 1.0) + (z1 * 1.0) + (z2 * 1.0)
}
```

Massive Increase in Parameterizability: "Software-like" Chisel



FIR Filter - Parameterized by bitwidth and *coefficients* with no loss of expressibility or performance.

Meta-programming enables powerful parameterization.

```
class FirFilter(bitWidth: Int, coeffs: Seg[UInt]) extends Module {
 val io = IO(new Bundle {
    val in = Input(UInt(bitWidth.W))
   val out = Output(UInt())
 })
 // Create the serial-in, parallel-out shift register
 val zs = Reg(Vec(coeffs.length, UInt(bitWidth.W)))
  zs(0) := io.in
  for (i <- 1 until coeffs.length) {</pre>
    zs(i) := zs(i-1)
 }
  // Do the multiplies
  val products = VecInit.tabulate(coeffs.length)(i => zs(i) * coeffs(i))
  // Sum up the products
  io.out := products.reduce(_ +& _)
```

Massive Increase in Parameterizability: "Software-like" Chisel



Platform-Specific or Application-Specific RTL Changes



Realization: We need a software stack, but for hardware



FIRRTL: An Extensible Hardware Compiler Framework



Modular Compiler Passes (Transforms)

Robust Metadata/Annotations Support

Projects of the Chisel Working Group

- Chisel 3
- FIRRTL
- ChiselTest (formerly Chisel Testers 2)
- Treadle
- Chisel IOTesters
- DSP Tools
- Diagrammer
- Chisel Bootcamp
- Chisel Template

Currently a CHIPS Alliance "Sandbox" project with intent to "Graduate"

Highlights

(From the last six-ish months)

- Culmination of almost a year of work
- Lightning Highlights
 - Vec literal support
 - Scala 2.13 support (2.11 EOL)
 - Decoder + minimizer API in chisel3.util (w/ Espresso integration)
 - Source locator compacting
- Far too many things to cover, see:
 - https://github.com/chipsalliance/chisel3/releases/tag/v3.5.0-RC1
 - <u>https://github.com/chipsalliance/firrtl/releases/tag/v1.5.0-RC1</u>
 - Other project notes to come by v3.5.0

Note: v3.5 Docs will not be reflected on chisel-lang.org until v3.5.0 is released

• Culmination of almost a year of work

Vec.Lit(0xa.U, 0xb.U)

• Lightning Highlights

Vec literal support

- Scala 2.13 support (2.11 EOL)
- Decoder + minimizer API in chisel3.util (w/ Espresso integration)
- Source locator compacting
- Far too many things to cover, see:
 - https://github.com/chipsalliance/chisel3/releases/tag/v3.5.0-RC1
 - <u>https://github.com/chipsalliance/firrtl/releases/tag/v1.5.0-RC1</u>
 - Other project notes to come by v3.5.0

Note: v3.5 Docs will not be reflected on chisel-lang.org until v3.5.0 is released

		val table = irutniable(
 Culmination of almost a year of work 	Vec.Lit(Map(
Carrindation of annoot a your of work		// BitPat("b000") -> BitPat("b0"),
Lightning Highlights	<pre>BitPat("b001") -> BitPat("b?"),</pre>	
 Vec literal support 	<pre>BitPat("b010") -> BitPat("b?"),</pre>	
•Scala 2.13 support (2.11 FOL)	// BitPat("b011") -> BitPat("b0"),	
De se den traininging in ADLin shis al2 stil (s./ Esnassa	<pre>BitPat("b100") -> BitPat("b1"),</pre>	
Decoder + minimizer API in chisel3.util (W/ Espress	BitPat("b101") -> BitPat("b1"),	
 Source locator compacting 		// BitPat("b110") -> BitPat("b0"),
 Far too many things to cover, see: 	<pre>BitPat("b111") -> BitPat("b1")</pre>	
https://github.com/gbipaglligneg/gbiggl2/releases/teg/y2.5.0.PC1),
• <u>mups.//github.com/chipsalilance/chisei5/releases/tag/v5.5.0-RCT</u>		BitPat("b0") // default
 <u>https://github.com/chipsalliance/firrtl/releases/tag/v1.5.0-RC1</u> 		
 Other project notes to come by v3.5.0 		'
		OULPUL := decoder(input, table)

Note: v3.5 Docs will **not** be reflected on chisel-lang.org until v3.5.0 is released

weltehle - TruthTehle(



Note: v3.5 Docs will **not** be reflected on chisel-lang.org until v3.5.0 is released

ChiselTest Improvements

- Improved Verilator simulation performance via JNA
- Verilator backend now supports dumping FST instead of VCD
- PeekPokeTester compatibility API
 - Helps migrate users off old chisel-iotesters
- Simulation constructs can now be annotated
- assert/assume/cover graduated out of experimental
- Simulation binary caching
- Support for bounded model checking (next slide)

Native Formal Verification Support

- Formal verification is assumed to be difficult for users
- Good tooling and sensible defaults can help
 - Similar to simulator-based flow
 - Safe *past* function
 - Automatic reset guarding (default but disableable)
- Close integration with simulation testing flow
 - Same basic APIs
 - Same IDE and tooling integration
- Automatically runs counter examples through a simulator to provide a waveform
- Native FIRRTL -> SMTLib or btor2 output
- Works with Z3 and CVC4

See Kevin Laeufer's WOSET Paper https://woset-workshop.github.io/WOSET2021.html#article-3

Native Formal Verification Support

- Formal verification is assumed to be difficult for users
- Good tooling and sensible defaults can help
 - Similar to simulator-based flow
 - Safe *past* function
 - Automatic reset guarding (default but disableable)
- Close integration with simulation testing flow
 - Same basic APIs
 - Same IDE and tooling integration
- Automatically runs counter examples through a simulator to provide a waveform
- Native FIRRTL -> SMTLib or btor2 output
- Works with Z3 and CVC4

```
class Quiz15 extends Module {
  /* [...] I/O definitions */
  val mem = SyncReadMem(256, UInt(32.W), WriteFirst)
 when(iWrite) { mem.write(iWAddr, iData) }
  oData := mem.read(iRAddr, iRead)
 when(past(iWrite && iRead &&
            iWAddr === iRAddr)) {
   verification.assert(oData === past(iData))
}
class ZipCpuQuizzes extends AnyFlatSpec
 with ChiselScalatestTester with Formal {
  "Quiz15" should "pass with WriteFirst" in {
   verify(new Quiz15, Seq(BoundedCheck(5)))
```

}

Definition / Instance

- Historically, Chisel elaborates every module instance and then deduplicates structurally equivalent modules
- New experimental API for definining (and elaborating) a module once and instantiating multiple times
 - <u>Definition</u> Elaborates implementation of module
 - Instance Merely instantiates public API
- Major performance optimization for very large or hierarchical designs
- Composes with cross-module reference annotations

Definition / Instance

- Historically, Chisel elaborates every module instance and then deduplicates structurally equivalent modules
- New experimental API for definining (and elaborating) a module once and instantiating multiple times
 - Definition Elaborates implementation of module
 - Instance Merely instantiates public API
- Major performance optimization for very large or hierarchical designs
- Composes with cross-module reference annotations

```
@instantiable
class AddOne(width: Int) extends Module {
    @public val in = IO(Input(UInt(width.W)))
    @public val out = IO(Output(UInt(width.W)))
    out := in + 1.U
}
```

```
class AddTwo(width: Int) extends Module {
  val in = IO(Input(UInt(width.W)))
  val out = IO(Output(UInt(width.W)))
```

```
val addOneDef = Definition(new AddOne(width))
val i0 = Instance(addOneDef)
val i1 = Instance(addOneDef)
```

```
i0.in := in
i1.in := i0.out
out := i1.out
}
```

See https://github.com/chipsalliance/chisel3/pull/2045 for docs

Definition / Instance

- Historically, Chisel elaborates every module instance and then deduplicates structurally equivalent modules
- New experimental API for definining (and elaborating) a module once and instantiating multiple times
 - Definition Elaborates implementation of module
 - Instance Merely instantiates public API
- Major performance optimization for very large or hierarchical designs
- Composes with cross-module reference annotations

```
instantiable

class AddOne(width: Int) extends Module {
 @public val in = IO(Input(UInt(width.W)))
 @public val out = IO(Output(UInt(width.W)))
 out := in + 1.U
}
class AddTwo(width: Int) extends Module {
 val in = IO(Input(UInt(width.W)))
 val out = IO(Output(UInt(width.W)))
                                        width))
   // Potential alternate API
  val i0 = Instantiate[AddOne](width)
   val ii = Instantiate[AddOne](width)
 i0.in := in
 i1.in := i0.out
      := i1.out
  out
```

}

See https://github.com/chipsalliance/chisel3/pull/2045 for docs

DataView

- Often users want to manipulate hardware values as if they were a different type
 - AXI-style flat bus interface used as more structured hierarchy
 - Manipulate 1D Array of Reg as if it were 2D
- Allows treating objects of one type as another
- A superpowered union or cast, like View in SQL
- Used to implement:
 - Seamless integration with Scala types
 - Bundle upcasting
 - User-defined mappings between types

DataView

- Often users want to manipulate hardware values as were a different type
 - AXI-style flat bus interface used as more structured hierarchy
 - Manipulate 1D Array of Reg as if it were 2D
- Allows treating objects of one type as another
- A superpowered union or cast, like View in SQL
- Used to implement:
 - Seamless integration with Scala types
 - Bundle upcasting
 - User-defined mappings between types

val a, b, c, d = IO(Input(UInt(8.W)))
val w, x, y, z = IO(Output(UInt(8.W)))
((w, x), (y, z)) := ((a, b), (c, d))

DataView



val

See <u>https://github.com/chipsalliance/chisel3/pull/1955</u> for docs

a, b, c, d = IO(Input(UInt(8.W)))

DataView class MyBundle(val w: Int) extends Bundle { val foo = UInt(w,W)cla val bar = UInt(w.W) Often users want to manipulate hard } were a different type cla implicit val v1 = DataView[MyBundle, Vec[UInt]](AXI-style flat bus interface used as more stru bun => Vec(2, UInt(bun.w.W)), // Create a View from a Target Manipulate 1D Array of Reg as if it were 2D _.foo -> _(0), _.bar -> _(1) // Map each field Allows treating objects of one type a A superpowered union or cast, like V . . . • Used to implement: val Seamless integration with Scala types val out = IO(Output(new MyBundle(8))) val Bundle upcasting bar User-defined mappings between types val asVec = out.viewAs[Vec[UInt]] bar for ((field, idx) <- asVec.zipWithIndex) {</pre> field := idx.U

See <u>https://github.com/chipsalliance/chisel3/pull/1955</u> for docs

AutoCloneType2

- cloneType is an implementation detail that leaks into the user API (since original Chisel)
- Useless boilerplate
- Original AutoCloneType works okay but has some limitations
 - Parameters must be defined as "vals"
 - Works in typical use cases but not all use cases
 - Slow
- The Chisel compiler plugin now generates cloneType for all Bundles
- Available in Chisel v3.4.3 (opt-in)
 - Improved in v3.4.4
 - Mandatory in v3.5.0

Before:

```
class MyBundle(w: Int) extends Bundle {
   val foo = UInt(w.W)
   override def cloneType = new MyBundle(w).asInstanceOf[this.type]
}
```

After:

class	MyBundle(w:	Int)	extends	Bundle	{
val	foo = UInt(v	v.W)			
}					

Community

Continued Growth

chipsalliance/chisel3 2.0k **Chisel Community Conference** Shanghai, June 2021 03/04/2021 See talks on chipsalliance/chisel3: 1680 1.5k www.youtube.com/chisel-lang Github stars I.OK 0.5k 2018 2019 2020 2021 Date

Star history

Get Involved

Chisel Users Community

If you're a Chisel user and want to stay connected to the wider user community, any of the following are great avenues:



Chat with us on Gitter

WWW.chisel-lang.org

anielkasza Sep 15 19:55 use SymbiYosys with Chisel? Is

there a clean way to add assertions that SymbiYosys

Tom Alcorn added formal asser, assume, and cover

Jack Koenig @jackkoenig Sep 15 21:12

will understand?

1

Extra / Old Slides





Further Improved Website

Chisel/FIRRTL	Otherwise, it is rewritten to also include the name as a prefix to any signals generated while executing the val declaration:	right-hand- side of the
Chisel3 Resources	<pre>class Example2 extends MultiIOModule { val in = IO(Input(UInt(2.W))) // val in = autoNameRecursively("in")(prefix("in")(IO(Input(UInt(2.W)))))</pre>	Documentation examples are compiled and run!!!
FAQ	<pre>val out = IO(Output(UInt(2.W))) // val out = autoNameRecursively("out")(prefix("out")(IO(Output(UInt(2.W)))))</pre>	
Cookbooks General Cookbook Naming Cookbook Troubleshooting	<pre>def inXin() = in * in val add = 3.U + inXin() // val add = autoNameRecursively("add")(prefix("add")(3.U + inXin())) // Note that the intermediate result of the multiplication is prefixed with `add`</pre>	
Explanations	out := add + 1.U }	
Supported Hardware	module Example2(
Data Types	input clock, input reset,	
Bundles and Vecs	input [1:0] in, output [1:0] out	
Combinational Circuits); wire [3:0] add T = in * in: // @[naming.md 48:20]	
Operators	wire [3:0] add = 4'h3 + _add_T; // @[naming.md 50:17]	
Width Inference	assign out = _out_T_1[1:0]; // @[naming.md 54:7]	
Functional Abstraction	endmodule	

Enhanced Signal Naming (from last time)

- Historically Chisel has struggled with signal naming
- Chisel 3.4 has much better naming

def func() = { val x = a + bval y = x - 3.0y & Oxcf.U } val result = func() $| 0 \times 8.0$ out := result Chisel 3.4 Verilog Old* Verilog wire [7:0] result_x = a + b; wire $[7:0] _T_1 = a + b;$ wire [7:0] result_y = result_x - 8'h3; wire $[7:0] _T_3 = _T_1 - 8'h_3;$ wire [7:0] _result_T = result_y & 8'hcf; wire [7:0] _T_4 = _T_3 & 8'hcf; assign out = _result_T | 8'h8; assign out = $T_4 \mid 8'h8;$

Refined Signal Naming

- Optional "tap" output
- What should the name of the port be?
 - port
 - tap_port
 - tap
 - tapPort
- In 3.4.0, the name was "tap_port"
- In 3.4.1 on, the name is "tap"
- Additional improvements to naming (especially when using recursion)
- Now with ~5 months of use, it's going great!

class Example(tapWidth: Option[Int]) extends MultiIOModule {

```
. . .
val tap = tapWidth.map { width =>
 val port = IO(Output(UInt(width.W)))
 port := ...
  port
}
if (tap.isDefined) {
 val tapPort = tap.get
  ...
```

Improved Release Methodology

