OpenFASOC: Automated Open Source Analog and Mixed-Signals IC Generation

Mehdi Saligane
Research Scientist
University of Michigan

FASoC: Fully-Autonomous SoC Synthesis

- DARPA IDEA Program
- Multi-University and Industry effort

D. Wentzloff

R. Dreslinski

D. Sylvester



D. Blaauw

B. Calhoun

M. Coltella

FASoC: Fully-Autonomous SoC Synthesis

- Correct-by-construction SoC design leveraging IP-XACT and Arm Socrates
- Analog generation tools for xDC, PLL, SRAM, DCDC, temp sense, CP Amp, ΣΔ ADC



Cell-Based Analog Generators using Digital APR



[CHIPS Alliance - Analog Working Group - 2021-05-10]

https://fasoc.engin.umich.edu/

- *T. Ajayi et al, "Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation", IFIP/IEEE VLSI SOC*
- *S. Kamineni et al, "MemGen: An Open-Source Framework for Autonomous Generation of Memory Macros," 2021 IEEE CICC, 2021*

FASoC SoCs in TSMC 65 and GF12LP

- Multiple tape-outs in TSMC 65, GF12LP, SkyWater 130nm



TSMC65LP SoC (2019-08)



GF12LP SoC (2020-10)

- GF12LP - 12nm FinFET
- GF 8HP - 130nm BiCMOS
- SKY130 - 130nm Bulk



Our Cell-Based Approach to Analog Design











Our Cell-Based Approach to Analog Design











Our Cell-Based Approach to Analog Design











Analog vs. Digital Design Flow Today



Proprietary vs. Open Source Design Flow



Proprietary vs. Open Source Design Flow



Performance / Complexity Tradeoff

- FASoC augments digital flow with APR tool placement/routing constraints and minimizes the (performance loss * complexity)



FASoC 2.0 – PLL example

- Patterned placement information generated by python code ⇒ reduce delay mismatch between stages, added Decaps
- Scalable with design parameters



DCO placements with Decap



DCO cells

FASoC 2.0 – LDO example

Performance loss caused by PnR

- Large Series Resistance caused by wiring congestion for increased array size
- Unpredictable wiring due to random placement of power cells







FASoC 2.0 – LDO example

Constraints to improve performance

- Technology agnostic fencing to constraint placements
- Use power stripes to improve series R problem
- Automatic analysis of technology database file for determining the stripe metal layers





Added blocks: SAR ADC

- Symmetrical Placement of unit caps and switches

Output Spec.	CDL	PEX
$F_{SAMPLING}$ (MHz)	1	
Unit Cap Value (fF)	2.6	
Area (mm^2)	-	0.04
Power (μW)	6.72	11.2
Effective Number of Bits	7.86	7.75



Effective Number of Bits (ENOB) vs. Number of Vcm Switches



SAR ADC Block Diagram



OpenFASOC is part of the open source EDA and hardware community

- Very active open source community with over 2000 members!

FOSSi Foundation - Dial-Up Talk Series

youtube.com/c/FOSSiFoundation/videos



j.mp/du20-pdk

j.mp/du20-openlane

j.mp/du20-strive

j.mp/du20-stdcells

j.mp/du20-openram

j.mp/du20-magic

- Publications:
  - T. Ansell and M. Saligane, "The Missing Pieces of Open Design Enablement: A Recent History of Google Efforts : Invited Paper," 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), San Diego, CA, USA, 2020, pp. 1-8.

https://j.mp/esscxxrc21-sky130

OpenFASOC on MPW-I: 64 sensors + D-LDO

- Actively contributing to the open source community
- 1st open FASoC flow built on top of OpenROAD tools
  - Focused on the Temp. Sensor Generator
- FASoC testchip in SKY130:
  - Includes Caravel SoC
  - 64 Temp. Sensor Mesh
  - LDO ported (~ a week)
    - Updated strongArm latch
    - 5v native NMOS switch





Test-chip in MPW-I

Open MPW Shuttle Program

efabless Sponsored by Google

OpenFASOC on MPW-II: 1st Open Source AMS SoC

- Included initial support for voltage domains in OpenROAD
- Implementation of the OpenTitan SoC using an ECO flow to fix hold timing with degrading the F_{MAX}
- Temperature Sensor generator is using an end-to-end Open Source flow
- Updates to the D-LDO generator:
  - Embedded voltage references
  - Decap cells using MIM cap.
  - Multiple implementations and I_{LOAD}

- https://efabless.com/projects/239
- https://github.com/msaligane/caravan_openfasoc.git





Test-chip in MPW-II

Open MPW Shuttle Program

efabless Sponsored by Google

OpenFASOC on MPW-II: Integrated Temperature Sensors

Sensors are embedded inside the OpenTitan SoC and connected through tilelink





Non Default Routing is use to route the header cells to the 2nd voltage domain power ring



Sensing elements are sitting on a second voltage domain



The temperature sensor generator uses a fully open source flow

OpenFASOC on MPW-II: D-LDO generator



Voltage Reference with symmetrical placement









Array of D-LDOs

OpenFASOC on MPW-II: OpenTitan SoC

- 1st SoC using AMS components
-
- The Opentitan SoC contains
  - UART, SPI interfaces
  - 16KB of SRAM (OpenRAM)
  - D-LDO is used to power-up all the blocks
  - All Peripherals are connected through Tilelink

- Timing has been carefully checked and an ECO flow has been used to avoid altering the F_{MAX} while fixing hold violations



OpenTitan AMS SoC - Die Photo

OpenFASOC on MPW-II: OpenTitan SoC - ECO flow



- Custom automated ECO flow to close timing
- Modular flow using both proprietary and open source tool based flows

	OpenROAD flow	OpenROAD + ECO
Clock (ns)	48	48
Fmax (MHz)	20.8	20.8
Setup Time (ns)	11.01	9.44
Hold Time (ns)	-1.72	0.01
No of violations	1493	0
No of iterations for ECO	0	5

Hold fixing table with and without ECO

OpenFASOC on MPW-II: OpenROAD tooling

Custom nets python scripts are used for special routing

- The OpenROAD's team is actively improving their tools and adding new design features
- Closely working with UCSD and ARM to enable an AMS flow (power gating, UPF flow)



Layout view | Custom net

Example of code updates to create new PD features

File name	Func/Proc
OpenROAD/src/init_fp/src/InitFloorplan.cc (Floorplan)	updateVoltageDomain()
OpenROAD/src/pdngen/src/PdnGen.tcl (Floorplan)	generate_stripes{}
OpenROAD/src/replace/src/replace.tcl (Placement)	global_placement{}



Example of `create voltage domain` usage

Performance / Complexity Tradeoff (OpenFASOC)

- FASoC augments digital flow with APR tool placement/routing constraints and minimizes the (performance loss * complexity)



Continuous Integration (CI) for OpenFASoC

- First tested using GitHub actions (GHA) with Microsoft-hosted VMs
- Now using self-hosted VMs in GCP to run CI
  - Uses forked runner from Antmicro (Antmicro · Open source custom GitHub Actions runners with Google Cloud and Terraform)



Continuous Integration (CI) for OpenFASoC

- Includes automated checking of DRC and LVS errors



Continuous Integration (CI) for OpenFASoC

- CI is now set up for temp-sense
  - Uses Github actions to pull Docker images to run flow
  - Includes report-parsers for DRC/LVS logs



Future Work

- Power Management Unit generator which includes our switched cap. DC-DC converter
- PVTA Sensors
- SERDES using the cell based approach





Thanks!

- **Github links:**

https://github.com/idea-fasoc

https://github.com/idea-fasoc/OpenFASOC

https://github.com/msaligane/caravan_openfasoc

https://github.com/msaligane/opentitan_soc

Example

Delay element using *N* tri-state buffers





Structural Verilog to describe DCO with *S* stages



Synth & APR flow produces GDS





Placeholder



GF12 Porting Timeline – One Time Cost

- Start with CADRE tool flow setup, followed by analog generators