OpenFASOC: Automated Open Source Analog and Mixed-Signals IC Generation

Mehdi Saligane

Research Scientist University of Michigan



FASoC: Fully-Autonomous SoC Synthesis

- DARPA IDEA Program
- Multi-University and Industry effort





D. Blaauw

D. Sylvester




B. Calhoun





FASoC: Fully-Autonomous SoC Synthesis

- Correct-by-construction SoC design leveraging IP-XACT and Arm Socrates
- Analog generation tools for xDC, PLL, SRAM, DCDC, temp sense, CP Amp, ΣΔ ADC



Cell-Based Analog Generators using Digital APR




<u>CHIPS Alliance - Analog</u> <u>Working Group - 2021-05-10</u>


https://fasoc.engin.umich.edu/

- T. Ajayi et al, "Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation", IFIP/IEEE VLSI SOC
- S. Kamineni et al, "MemGen: An Open-Source Framework for Autonomous Generation of Memory Macros," 2021 IEEE CICC, 2021


FASoC SoCs in TSMC 65 and GF12LP

• Multiple tape-outs in TSMC 65, GF12LP, SkyWater 130nm







- GF12LP 12nm FinFET
- GF 8HP 130nm BiCMOS
- SKY130 130nm Bulk




Our Cell-Based Approach to Analog Design



Our Cell-Based Approach to Analog Design







CLK_REF


SSCL-2018

Our Cell-Based Approach to Analog Design







Analog vs. Digital Design Flow Today



Proprietary vs. Open Source Design Flow




Proprietary vs. Open Source Design Flow




Performance / Complexity Tradeoff

 FASoC augments digital flow with APR tool placement/routing constraints and minimizes the (performance loss * complexity)



FASoC 2.0 – PLL example

- Patterned placement information generated by python code ⇒ reduce delay mismatch between stages, added Decaps
- Scalable with design parameters



FASoC 2.0 – LDO example

Performance loss caused by PnR

CONTROLLER

error (e)-


ERROR

DETECTION

(COMPARATOR

/ADC)


- Large Series Resistance caused by wiring congestion for increased array size
- Unpredictable wiring due to random placement of power cells



FASoC 2.0 – LDO example

Constraints to improve performance

- Technology agnostic fencing to constraint placements
- Use power stripes to improve series R problem
- Automatic analysis of technology database file for determining the stripe metal layers




Predictability

Added blocks: SAR ADC


 Symmetrical Placement of unit caps and switches

Output Spec.	CDL	PEX
F _{SAMPLING} (MHz)	1	
Unit Cap Value (fF)	2.6	
Area (mm ²)	-	0.04
Power (µW)	6.72	11.2
Effective Number of Bits	7.86	7.75
signed of the second se	1 1 1	16

Effective Number of Bits (ENOB) vs. Number of Vcm Switches



SAR ADC Block Diagram



OpenFASOC is part of the open source EDA and hardware community

Very active open source community with over 2000 members!





https://j.mp/esscxxrc21-sky130

Fully open source, PDK for 130nm process


with fully open source tooling AND no-cost MPW shuttle program!

Tim "mithro" Ansell <tansell@google.com>

Publications:

T. Ansell and M. Saligane, "The Missing Pieces of Open Design Enablement: A Recent History of Google Efforts : Invited Paper," 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), San Diego, CA, USA, 2020, pp. 1-8.

OpenFASOC on MPW-I: 64 sensors + D-LDO







sponsored by

OpenFASOC on MPW-II: 1st Open Source AMS SoC

- Included initial support for voltage domains in OpenROAD
- Implementation of the OpenTitan SoC using an ECO flow to fix hold timing with degrading the F_{MAX}
- Temperature Sensor generator is using an end-to-end Open Source flow
- Updates to the D-LDO generator:
 - Embedded voltage references
 - Decap cells using MIM cap.
 - \circ Multiple implementations and I_{LOAD}
- <u>https://efabless.com/projects/239</u>
- <u>https://github.com/msaligane/caravan_openfasoc.git</u>




OpenFASOC on MPW-II: Integrated Temperature Sensors




The temperature sensor generator uses a fully open source flow

OpenFASOC on MPW-II: D-LDO generator




OpenFASOC on MPW-II: OpenTitan SoC

- 1st SoC using AMS components
- The Opentitan SoC contains
 - UART, SPI interfaces
 - 16KB of SRAM (OpenRAM)
 - D-LDO is used to power-up all the blocks
 - All Peripherals are connected through Tilelink
- Timing has been carefully checked and an ECO flow has been used to avoid altering the F_{MAX} while fixing hold violations




OpenFASOC on MPW-II: OpenTitan SoC - ECO flow



OpenFASOC on MPW-II: OpenROAD tooling

- The OpenROAD's team is actively improving their tools and adding new design features
- Closely working with UCSD and ARM to enable an AMS flow (power gating, UPF flow)

Custom nets python scripts are used for special routing




Example of create voltage domain usage

File name	Func/Proc
OpenROAD/src/init_fp/src/InitFloorplan.cc (Floorplan)	updateVoltageDomain()
OpenROAD/src/pdngen/src/PdnGen.tcl (Floorplan)	generate_stripes{}
OpenROAD/src/replace/src/replace.tcl (Placement)	global_placement{}


Performance / Complexity Tradeoff (OpenFASOC)

 FASoC augments digital flow with APR tool placement/routing constraints and minimizes the (performance loss * complexity)




Continuous Integration (CI) for OpenFASoC

- First tested using GitHub actions (GHA) with Microsoft-hosted VMs
- Now using self-hosted VMs in GCP to run CI
 - Uses forked runner from Antmicro (<u>Antmicro · Open source custom GitHub Actions</u> runners with Google Cloud and Terraform)




Continuous Integration (CI) for OpenFASoC

Includes automated checking of DRC and LVS errors




Continuous Integration (CI) for OpenFASoC

- Cl is now set up for temp-sense
 - Uses Github actions to pull Docker images to run flow
 - Includes report-parsers for DRC/LVS logs



Future Work

- Power Management Unit generator which includes our switched cap.
 DC-DC converter
- PVTA Sensors
- SERDES using the cell based approach



Thanks!

• Github links:


https://github.com/idea-fasoc

https://github.com/idea-fasoc/OpenFASOC


https://github.com/msaligane/caravan_openfasoc

https://github.com/msaligane/opentitan_soc

Example



Placeholder



31

Start with CADRE tool flow setup, followed by analog generators

