





Porting Android onto RISC-V

Mao Han & Chen Guoyin




Oct. 12th, 2021

Android is taking a lot of Market Share...


Most popular OS in the world(42.61% on all platforms)
and 2.5 billion active users spread over 190 countries



Widely used in mobile device, automotive, smart TV, wearables markets and etc.



Android Ecosystem




AOSP Android

SOC Android BSP

Device Android BSP

Android Porting Work Break Down






T-Head XuanTie C910

High performance RV64 compatible processor


Feature	Description
Architecture	RV64GC
SMP	Up to 4 cores in each cluster
Pipeline	12 stages (Integer)
Floating-point Unit	Support RISC-V F, D instruction extension Support IEEE 754-2008 standard
Bus interface	AXI4-128 master
Device coherence port	AXI4-128 slave (Optional)
Instruction Cache	Up to 64KB with optional parity
Data Cache	Up to 64KB with optional ECC
L2 Cache	Up to 8MB with optional ECC Supporting parallel access with multi-bank
XuanTie extensions	XuanTie Instruction Extension (XIE) XuanTie Memory Attributes Extension (XMAE)
Memory Management Unit (MMU)	Sv39 virtual memory translation Up to 2048 entry TLB
PMP	Up to 16 regions
Interrupt Controller	Flexibly configurable Platform-Level Interrupt Controller (PLIC) for supporting wide range of system event scenarios



SoC Platform and Android Related Configuration

Hardware: RVB-ICE

- Dual Core XuanTie C910(rv64imafdc)
- 4G DDR4
- GPU graphics rendering
- Available for online evaluation & Pre-order



Software:

- Android 10
- Kernel 5.4.57



Features


- ✓ Android Java runtime and most native service are enabled and running
- ✓ Basic boot to Android launcher with simple Applications
- ✓ Emulator and T-HEAD ICE SoC Boot
- ✗ No 32bit support
- ✗ “Ito/thin/float16” clang features not be supported
- ✗ Most of software a/v codecs disabled
- ✗ RenderScript disabled
- ✗ Neural Network feature disabled




Toolchain First or NDK First?

How does ARM build work ?

Build Toolchain first or NDK first ?



How does RISC-V build work ?



RISC-V Android OS Porting

Assembler	Disassembler	Runtime	JNI	Jit compiler	AOT
<ul style="list-style-type: none">• IR assembly• Assembly micro	<ul style="list-style-type: none">• Instruction Info array	<ul style="list-style-type: none">• CXX_interp• Runtime mode switch• context saving• Mterp• bytecode handler	<ul style="list-style-type: none">• JNI Macro assembler• JNI calling convention	<ul style="list-style-type: none">• InstructionCode GeneratorRISC V64• Intrinsic	<ul style="list-style-type: none">• AOT compiler• AOT linker

ART: 50k+ code added

RISC-V Android OS Porting

Base	3rd party	V8
<ul style="list-style-type: none">• APK• LLVM• build	<ul style="list-style-type: none">• angle• blink• ffmpeg• libjpeg_trubo• libvpx• protobuf	<ul style="list-style-type: none">• Built in Optimization• Optimization with RISC-V extension





Chrome: 40k+ code added

RISC-V Android OS Porting

Bionic	Support lib	Toolchain
<ul style="list-style-type: none">• Syscall generation• linker• RISC-V kernel header• mem/str APIs optimization	<ul style="list-style-type: none">• OpenGL ES<ul style="list-style-type: none">• Assembly API call• libbacktrace• libunwindstack• debuggerd• libmemunreachable	<ul style="list-style-type: none">• Clang 11• GCC 8.1• NDK r20

Miscellaneous: 10k+ code added

Status



Open chip community (English page):

occ.t-head.cn/community/risc_v_en




Drive Innovation with Technology
Embrace Digital Intelligence Future with Chip Power

Introduction for XuanTie Series

XuanTie processor IP covers various scenarios from terminal to cloud and is the cornerstone of intelligent, secure integrated chip architecture of edges and cloud, to provide computing center for the digital age. XuanTie persists in the self-development of core technology since its establishment. Its new series actively embraces the open-source RISC-V architecture. XuanTie processor IP is widely applied to computer vision, storage solution, industrial interconnection, network communication, smart home biological recognition, information security and other areas. By 2020, the shipment of the chips with XuanTie CPU architecture has reached 2 billion.

Look for the codes/binaries :
<https://github.com/riscv-android-src>




RISC-V Android Source

Overview Repositories 59 Packages People Projects

Popular repositories

- platform-art (Public) • C++ • ★ 1
- manifest (Public)
- platform-build (Public) • Makefile
- platform-build-soong (Public) • Go

Order the board:
occ.t-head.cn/community/risc_v_en/detail?id=RVB-ICE




RVB - ICE
 ICE chip development board

Product Details Video

RVB-ICE Development Board
 RVB-ICE is development board based on ICE. It is equipped with 7-inch LCD touch screen, integrates WIFI and GMAC network communication interface, has 16GB EMMC memory, and supports interfaces such as Bluetooth keyboard and mouse.

Join the discussion:
<https://lists.riscv.org/g/sig-android>



RISCV Your Groups


Home Subscription Messages Hashtags New Topic New Poll Subgroups Directory

Tech: Android SIG sig-android@lists.riscv.org
 Android SIG under the Software Horizontal Committee
 The preliminary charter of the Android SIG is as follows:
 Scope:
 * Improve the functionality, efficiency, robustness of RISC-V supports on Android software stack.
 * Enabling RISC-V based Android device development and make RISC-V Android products a reality in the near future.
 * Liaise with Google and Android community to coordinate the upstream and maintenance affairs.
 * Arrange and coordinate efforts of developers from different entities willing to contribute to the implementation of AOSP on RISC-V.
 Goal:
 * Maintain a stable version AOSP on RISC-V repository for device development.
 * Maintain an up-to-date version AOSP on RISC-V repository for upstream patchwork.
 * Upstream the RISC-V supports patches to the AOSP projects, Linux kernel and external projects; and get them into the chunk.

RISC-V Android SIG



We need you!



THANK YOU

