CHIPS Alliance hosts many open source projects at various stages of their maturity lifecycle.


Graduated Projects


The Caliptra project focuses on development of HW and SW IP for the Caliptra Root of Trust


Free and open source toolchain for FPGA devices

FPGA Interchange format

FPGA Interchange is a Vendor agnostic FPGA devices and designs description. It enables interoperability between different FPGA tools.

FPGA tool perf

Framework for automatic FPGA toolchains benchmarking


Cache coherence framework for RISC-V based on TileLink

Intel Compiler for SystemC

Open source SystemC to SystemVerilog translation tool and SingleSource library.


Fully Open Source Automated Analog Block Generation built on top of OpenROAD, Magic, Netgen, Klayout and Ngspice


RISCV-DV is an open source verification tool for RISC-V processors. RISCV-DV is a SystemVerilog based random RISC-V instruction generator that checks the execution against an industry standard ISS for correction and compliance.


The SoC generator instantiates the RISC-V Rocket Core and relevant component.

Surelog and UHDM

SureLog is a SystemVerilog 2017 Pre-processor, Parser, UHDM Compiler providing IEEE Design/TB VPI and Python AST API. UHDM is the underlying Hardware Data Model framework. More info:

SV tests

SystemVerilog test framework for checking SV spec support coverage in various open source tools - parsers, linters, formatters etc.


Parse SystemVerilog (IEEE 1800-2017) with a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

Sandbox Projects


Support the Chisel Hardware Construction Language and related projects

Placeholder project logo

Open source PDKs & Workgroup

Open source process design kits for the SkyWater Technology 130nm and GlobalFoundries 180MCU manufacturing processes. These GitHub repos are currently maintained by Google, but proposing to move them into CHIPS Alliance and to form a new workgroup for governance moving forward.